Abstract: A low power 6-bit CMOS ring based digitally controlled oscillator (DCO) design is presented. The design is proposed based on binary-to-thermometer (BT) decoder current mirror digital-to-analog converter (DAC) and ring-based voltage controlled oscillator (VCO). The DCO is implemented using 0.18 µm CEDEC Mentor Graphic CMOS process at 2.0 V supply voltage. The simulation results show that the proposed DCO consumed only 9.5764 mW of power besides the output voltage is 1.8121 V and local oscillator clock frequency is 33 MHz. The phase noise parameter is -132 dBc/Hz with an offset frequency of 100 kHz has also been reported for the proposed circuits.
but the circuit will utilize more power and need a large chip area. The segmented current steering is the current method for designing digital-to-analog converters. It merges the benefits of binary weighted and thermometer-coded designs. Successively, the circuit area is reduced with the segmented DAC, as shown in Figure 1 . Figure 1 . Single ended DAC construction [9] Ring oscillators can be developed in any standard CMOS process and might need fewer chip area. The design is forthright and ring architectures can be used to offer multiple output phases and wide tuning ranges. With the purpose of reducing the chip area, design of a CMOS differential ring oscillator has been performed notwithstanding its characteristic decreased the phase noise. Therefore, Ring-based VCO (RVCO) is normally familiar because of a moderately small area and toughness over process and temperature changes. The RVCO must be implemented by using differential as a substitute of single ended circuits as delay circuits.
Construction of DCO
Normally oscillators are found in wireless communication devices and used in synthesizers, mixers and phase lock loops. Apart from a controllable frequency, the specifications for DCO are frequency range, tuning sensitivity, power consumption, output power, phase noise etc. In this paper, we present a DCO for fully digital PLL application capable of supplying local oscillator clocks at 33 MHz to 3 GHz with low phase noise as well as low power consumption. As mentioned earlier, the proposed DCO is consists of single ended current steering DAC and ring-based VCO, as shown in figure 2. The DAC circuit contained BT decoders and current mirror circuits. There are three current mirrors of different weighting in the current mirrors circuit. Each current mirror regulated a 2-bit BT code decoder. The DAC has gained the advantage of low chip area. It is been obliged low transistor count of this formation. Hence, this DAC has more probability to use low power. The construction circuit of one 2-bit BT decoder comprises of one AND gate and one OR gate in the transistors level. Figure 3 represents the circuit of one 2-bit current mirror circuit of DAC. The transistors M 2 , M 3 and M 4 , act as switches. These switches turned on the current route. The BT decoder stage generated the signals, S 0 , S 1 and S 2 . When the switches were turned on, operative resistance looks as if in the middle of the drain of M 1 and GND.
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Conclusion
The structure of low power 6-bit ring-based DCO was proposed using a 0.18 µm CMOS process have been presented in this paper. This circuit is a combination of BT decoder, current DAC and three-stage ring-based VCO. Simulation results indicate the new 6-bit DCO is able to operate at low supply voltage of 2V and low power consumption is 9.5764 mW. The presented results demonstrate that the proposed design is feasible for various clock control systems for full digital implementations. The performance, flexibility, and robustness make the 6-bit ringbased DCO feasible for high performance fully digital PLL application. Design of Low Power 6-bit Digitally-Controlled Oscillator (DCO)
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